placement of cells appears not to be in the right location (#1) · Issues · Coriolis VLSI EDA / Alliance VLSI EDA