Commit 9b8ea645 authored by Jean-Paul Chaput's avatar Jean-Paul Chaput
Browse files

Add VHDL "ref" keyword to CRL::NamingScheme. Cleanup BlifParser debug.

parent 1d7a415e
......@@ -741,8 +741,6 @@ namespace {
// cerr << "sm0 plug:" << plug->getMasterNet()->getName() << " => net:" << net->getName() << endl;
// }
cerr << "plugNet=" << (void*)plugNet << endl;
cerr << "plug->getMasterNet()=" << (void*)(plug->getMasterNet()) << endl;
if (plugNet->isSupply() and not plug->getMasterNet()->isSupply()) {
ostringstream message;
message << "In " << instance << "\n "
......
......@@ -61,6 +61,7 @@ namespace CRL {
// VHDL reserved keywords (scalar).
if (loweredName == "in" ) return "in_v";
if (loweredName == "out" ) return "out_v";
if (loweredName == "ref" ) return "ref_v";
if (loweredName == "inout") return "inout_v";
if (loweredName == "true" ) return "bool_true";
if (loweredName == "false") return "bool_false";
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment