Skip to content
GitLab
Explore
Sign in
Coriolis VLSI EDA
Coriolis
Issues
#16
High Fan-Out Net Synthesis
Next to the clock tree other high fan out networks like set/reset trees need to be handled.