Discover projects, groups and snippets. Share your projects with others
A blockgraph for mesh networks
Coriolis VLSI CAD Tools
Alliance VLSI EDA. A complete set of GPL tools to design an ASIC.
Test de protocol de consensus c4m
Static Timing Analyser
This is the source code of the 2021 replication for ReScience of the paper "Speedup Graph Processing by Graph Ordering" by Hao Wei, Jeffrey Xu Yu, Can Lu, and Xuemin Lin, published in Proceedings of SIGMOD 2016.
kit of operating system for educational purpose