Skip to content
GitLab
  • Menu
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in
  • A Alliance Coriolis Toolkit and Checker
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 1
    • Issues 1
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 4
    • Merge requests 4
  • CI/CD
    • CI/CD
    • Pipelines
    • Jobs
    • Schedules
  • Deployments
    • Deployments
    • Environments
    • Releases
  • Monitor
    • Monitor
    • Incidents
  • Analytics
    • Analytics
    • Value stream
    • CI/CD
    • Repository
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Activity
  • Graph
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
Collapse sidebar
  • Coriolis VLSI EDA
  • Alliance Coriolis Toolkit and Checker
  • Merge requests
  • !4

[WIP]nsxlib: Added sr latches

  • Review changes

  • Download
  • Email patches
  • Plain diff
Open Staf Verhaegen requested to merge verhaegen/alliance-check-toolkit:srlatch into master Mar 03, 2020
  • Overview 0
  • Commits 1
  • Changes 8

Both a NOR based and NAND based latch is provided with a _x1 and _x4 drive strength version for each.

Currently the check does not pass proof. It complains on logical loop inside the _ext.vhd file. I need help on getting this through sign-off check. I tried two styles for the .vbe file, one for the srlatch* cells and another nsnrlatch* cell but the problem seems to be with the extracted netlist.

Assignee
Assign to
Reviewer
Request review from
Time tracking
Source branch: srlatch